Wireless Power Transfer for Medical Microsystems (eBook)

Artikelnummer: 978-1-4614-7702-0
Einband: PDF
Verfügbarkeit: Download, sofort verfügbar (Link per E-Mail)
CHF 118.00
decrease increase

This book equips readers with tools for computer architecture of high performance, low power, and high reliability memory hierarchy in computer systems based on emerging memory technologies, such as STTRAM, PCM, FBDRAM, etc.  The techniques described offer advantages of high density, near-zero static power, and immunity to soft errors, which have the potential of overcoming the "memory wall."  The authors discuss memory design from various perspectives: emerging memory technologies are employed in the memory hierarchy with novel architecture modification;  hybrid memory structure is introduced to leverage advantages from multiple memory technologies; an analytical model named "Moguls" is introduced to explore quantitatively the optimization design of a memory hierarchy; finally, the vulnerability of the CMPs to radiation-based soft errors is improved by replacing different levels of on-chip memory with STT-RAMs.

·         Provides a holistic study of using emerging memory technologies in different levels of the memory hierarchy;

·         Equips readers with techniques for memory design with improved performance, energy consumption, and reliability;

·         Includes coverage of all memory levels, ranging from cache to storage;

·         Explains how to choose the proper memory technologies in different levels of the memory hierarchy.


This book equips readers with tools for computer architecture of high performance, low power, and high reliability memory hierarchy in computer systems based on emerging memory technologies, such as STTRAM, PCM, FBDRAM, etc.  The techniques described offer advantages of high density, near-zero static power, and immunity to soft errors, which have the potential of overcoming the "memory wall."  The authors discuss memory design from various perspectives: emerging memory technologies are employed in the memory hierarchy with novel architecture modification;  hybrid memory structure is introduced to leverage advantages from multiple memory technologies; an analytical model named "Moguls" is introduced to explore quantitatively the optimization design of a memory hierarchy; finally, the vulnerability of the CMPs to radiation-based soft errors is improved by replacing different levels of on-chip memory with STT-RAMs.

·         Provides a holistic study of using emerging memory technologies in different levels of the memory hierarchy;

·         Equips readers with techniques for memory design with improved performance, energy consumption, and reliability;

·         Includes coverage of all memory levels, ranging from cache to storage;

·         Explains how to choose the proper memory technologies in different levels of the memory hierarchy.


Schreiben Sie Ihre eigene Bewertung
  • Nur registrierte Benutzer können Produkte bewerten
*
*
Schlecht
Sehr gut
*
*
*
*
VerlagSpringer New York
EinbandPDF
Erscheinungsjahr2013
Seitenangabe183 S.
AusgabekennzeichenEnglisch
AbbildungenXI, 183 p.
Masse9'726 KB
PlattformPDF
ReiheEngineering; Engineering
AutorSun, Tianjia / Xie, Xiang / Wang, Zhihua

Alle Bände der Reihe "Engineering; Engineering (R0)"

Über den Autor Tianjia Sun

Tianjia Sun is a PHD candidate at Tsinghua University. Xiang Xie is an Associated Professor with the Institute of Microelectronics, at Tsinghua University. Zhihua Wang is a Professor of Electronic Engineering, and Deputy Director of the Institute of Microelectronics, at Tsinghua University.

Weitere Titel von Tianjia Sun

Produktbewertungen
Nur registrierte Benutzer können Produkte bewerten