• Home /
  • Variation-Aware Advanced CMOS Devices and SRAM

Variation-Aware Advanced CMOS Devices and SRAM

Artikelnummer: 978-94-024-1390-8
Einband: Kartonierter Einband (Kt)
Verfügbarkeit: POD-Titel lieferbar in 5 bis 10 Arbeitstagen
CHF 69.00
decrease increase

This book provides a comprehensive overview of contemporary issues in complementary metal-oxide semiconductor (CMOS) device design, describing how to overcome process-induced random variations such as line-edge-roughness, random-dopant-fluctuation, and work-function variation, and the applications of novel CMOS devices to cache memory (or Static Random Access Memory, SRAM). The author places emphasis on the physical understanding of process-induced random variation as well as the introduction of novel CMOS device structures and their application to SRAM.

The book outlines the technical predicament facing state-of-the-art CMOS technology development, due to the effect of ever-increasing process-induced random/intrinsic variation in transistor performance at the sub-30-nm technology nodes. Therefore, the physical understanding of process-induced random/intrinsic variations and the technical solutions to address these issues plays a key role in new CMOS technology development. Thisbook aims to provide the reader with a deep understanding of the major random variation sources, and the characterization of each random variation source. Furthermore, the book presents various CMOS device designs to surmount the random variation in future CMOS technology, emphasizing the applications to SRAM.


EUDR exemption - product or manufacturing materials placed on the market prior to 31.12.2025.

This book provides a comprehensive overview of contemporary issues in complementary metal-oxide semiconductor (CMOS) device design, describing how to overcome process-induced random variations such as line-edge-roughness, random-dopant-fluctuation, and work-function variation, and the applications of novel CMOS devices to cache memory (or Static Random Access Memory, SRAM). The author places emphasis on the physical understanding of process-induced random variation as well as the introduction of novel CMOS device structures and their application to SRAM.

The book outlines the technical predicament facing state-of-the-art CMOS technology development, due to the effect of ever-increasing process-induced random/intrinsic variation in transistor performance at the sub-30-nm technology nodes. Therefore, the physical understanding of process-induced random/intrinsic variations and the technical solutions to address these issues plays a key role in new CMOS technology development. Thisbook aims to provide the reader with a deep understanding of the major random variation sources, and the characterization of each random variation source. Furthermore, the book presents various CMOS device designs to surmount the random variation in future CMOS technology, emphasizing the applications to SRAM.


EUDR exemption - product or manufacturing materials placed on the market prior to 31.12.2025.

Schreiben Sie Ihre eigene Bewertung
  • Nur registrierte Benutzer können Produkte bewerten
*
*
Schlecht
Sehr gut
*
*
*
*
VerlagSpringer EN
EinbandKartonierter Einband (Kt)
Erscheinungsjahr2018
Seitenangabe147 S.
AusgabekennzeichenEnglisch
AbbildungenVII, 140 p. 118 illus., 101 illus. in color., schwarz-weiss Illustrationen, farbige Illustrationen
MasseH23.5 cm x B15.5 cm 321 g
CoverlagSpringer (Imprint/Brand)
AuflageSoftcover reprint of the origi
ReiheSpringer Series in Advanced Microelectronics
AutorShin, Changhwan

Alle Bände der Reihe "Springer Series in Advanced Microelectronics"

Über den Autor Changhwan Shin

Prof. Changhwan Shin is an Assistant Professor in School of Electrical and Computer Engineering in University of Seoul. Prof. Shin is a graduate of Korea University (BE) and University of California Berkeley (Ph.D). Also, he is Technical Committee Members for IEEE SOI Conference and European Solid-State Device Research Conference (ESSDERC). His research activities cover Electronic Devices and Integrated Circuits; Advanced electronic device architecture for various types of System-on-Chip(SoC) memory and logic devices/ All-in-one Variability Analysis for Nanometer-scale Electronic Devices/ Post-Silicon Technology (CNT, Graphene) & Bio-applications/ Device-and-Circuit Co-optimization: "Low-Level" Digital/Analog Circuit Design Methodology Development/ Programmable Chip Development using Advanced Electronic Devices.

Weitere Titel von Changhwan Shin

Produktbewertungen
Nur registrierte Benutzer können Produkte bewerten